New FET structures are being explored on a large scale with one of the structures such as the FinFET, which are described as MOSFET built on a material where the gate is supported by two-to-four channels or configured by to form a dual gate structure [21] . The FinFET's structure is based on the presence of a fin that is perpendicular to the substrate superficies. The conduction occurs thus in two parallel channels that are in vertical plans the conduction remaining parallel to the substrate surface between drain and source area. The drain current is flowing on both sides of the fin is a way to increase the discharge source for the same area in the channel region [22, 23] .
In this study, we simulate and analyze the impact of reducing channel dimensions [length (L), width (W), and oxide thickness (Tox)] on InAs-FinFET performance in terms of various electrical characteristics, namely; (i) ION/IOFF ratio, (ii) Subthreshold Swing (SS), Threshold voltage (VT), and Drain-induced barrier lowering (DIBL). Furthermore, we exploit a scaling factor, K to downscale all dimensions (L, W, and Tox) together and identify the best performance based on the selected scaling factor. According to the highest ION/IOFF ratio, and nearest SS to the ideal SS, we have designed the best channel dimensions of InAs-FinFET. The remaining part of this paper is structured as follows: The next section presents simulation modeling. Section 3 introduces results and discussions. Finally, a conclusions are drawn up in Section 4.
RESEARCH METHOD 2.1. Simulation tools
In this study, the well-known MuGFET [24, 25] which is developed and designed by Purdue University (USA) is used as the simulation tool. MuGFET can select either PADRE or PROPHET for simulation, in which both simulator are developed by Bell Laboratories. PROPHET is a partial differential equation profiler for one, two or three dimensions, whereas PADRE is a device-oriented simulator for 2D or 3D devices with arbitrary geometry. The software can generate useful characteristic FET curves for engineers, especially to fully explain the underlying physics of FETs. It can also provide self-consistent solutions to poison and drift-diffusion equations.
Simulation design
This simulation tool is utilized to investigate the characteristics of the InAs-FinFET transistor based on various channel's dimensions. The output characteristic curves of the transistor under different conditions and with different parameters are considered. The effects of variable channel dimensions, namely; channel length, width and oxide thickness in addition to scaling factor of the InAs-FinFET transistor, are determined based on the I-V characteristics that derived from the simulation. In this paper, the Id-Vg characteristics of InAs-FinFET at the temperature of 300 K are simulated and evaluated with the simulation parameters that listed in Table 1 . Four simulation experiments were designed to evaluate the performance of InAs-FinFET in terms of the considered metrics. In the first scenario, channel length was changed, whereas other dimensions (W and Tox) were kept constant. In the second scenario, the impact of changing channel width was investigated while both length and thickness of channel were kept constant. In the third scenario, oxide thickness was changed and length and width were fixed. Finally, the impact of changing scaling factor was studied by changing the three dimensions all at once based on a changeable scaling factor.
RESULTS AND DISCUSSION
This paper presents the obtained simulation results to evaluate characteristics of the InAs-FinFET transistor based on various channel's dimensions. The output characteristic curves of the transistor under different conditions and with different parameters are considered. The effects of variable channel dimensions, namely; channel length, width and oxide thickness in addition to scaling factor of the InAs-FinFET transistor, are determined based on the I-V characteristics that derived from the simulation. In this paper, the Id-Vg characteristics of InAs-FinFET at the temperature of 300 K are simulated and evaluated.
Four simulation experiments were designed to evaluate the performance of InAs-FinFET in terms of the considered metrics. In the first scenario, channel length was changed, whereas other dimensions (W and TOX) were kept constant. In the second scenario, the impact of changing channel width was investigated while both the length and thickness of the channel were kept constant. In the third scenario, oxide thickness was changed and length and width were fixed. Finally, the impact of changing scaling factor was studied by changing the three dimensions all at once based on a changeable scaling factor. This section investigates the effect of channel dimensions on the I-V characteristics of InAs-FinFET. A simulation tool (MuGFET) was used to investigate the effect of channel dimensions on its electrical characteristics.
Impact of varying channel length
The scaling down of channel length L and its effect on the characteristics of InAs FinFET have been studied. The simulation of transfer characteristics (drain current Id -gate voltage Vg) have been down with different channel lengths (L) channel width (W) and oxide thicknesses (TOX). The limitation parameters were used to find the optimal channel dimensions were ION/IOFF ratio (where IOFF is an Id at OFF state at Vg = 0 V and ION is an Id at ON state at Vg = 1 V) and sub-threshold swing (SS) and the threshold voltage (VT) and drain-induced barrier lowering (DIBL). Figure 1 (a) illustrates the relation between ION/IOFF ratio with the channel length of 10 15 25 35 and 45 nm and at W = 5 nm and TOX = 2.5 nm the ION /IOFF ratio increased to 10 6 for increasing L from 10 to 40 nm for VDD = 5 V. For VDD= 5 V increased value for ION/IOFF ratio were more than10 4 at L =40 nm. It is noticed that for L range from 10 to 30nm the highest ION/IOFF ratio happen for VDD= 5 V while for 30 to 45 nm, L range the highest ION/IOFF ratio happen for VDD= 5 V where the lowest leakage current IOFF. to the ideal SS (101 mV/dec) were happen. The furthest value from the ideal SS (59.5 mV/dec) where the higher channel length at L = 45nm, SS = 169.9 mV/dec where the transistor is slower. Figure 1 (c) depicts the variation of both VT and DIBL with different channel length value of VT is proportional increases with channel length and reaches to 1.2 V at the longest channel. On the other hand, DIBL increases as channel length increased from 360 mV/V at L = 10 until it reached 517 mV/V at L = 45 nm leading to poor electrical conductivity due to the high DIBL value. According to the obtained characteristics in this scenario, the best performance in terms of both the ION/IOFF ratio and SS value can be achieved in the case with 25 nm channel length. However, in the case with L = 45 nm, although ION/IOFF ratio is the best, the SS value is too far from idle SS.
Impact of varying channel width
The scaling down of channel width W and its effect on the characteristics of InAs-FinFET have been studied in this scenario. The value of W was changed (5, 10, 15 and 20 nm) while L and TOX were set to 40 nm and = 2.5 nm respectively. Figure 2 shows the electrical characteristics, ION/IOFF ratio, SS, VT, and DIBL correspondingly. The ION/IOFF ratio for both voltages (VDD = 5 V and VDD = 5 V) in terms of the varying width of the channel are illustrated in Figure 2(a) . Unlike the channel length scenario, the ratio is inversely proportional with channel width. Ratios for both voltages drop down to approximately 10 3 when W increases to 20 nm. In contrast, the highest ION/IOFF ratio (more than 10 6 ) was achieved for VDD = 5 V with the smallest channel width. Figure 2 (b) depicts the variation of SS value with variable channel width. The closest SS to ideal value was achieved at W = 5 nm which is 124 mV/dec, then it was increased to 156 mV/dec at W = 20 nm.
Furthermore, the impacts of varying channel width on VT and DIBL are illustrated in Figure 2 Figure 3 shows the channel oxide thickness variation in relation to the electrical characteristics of InAs-FinFET. For the simulation scenario carried out in Figure 4 channel oxide thickness, TOX has been varied (1.5, 2.5, 5 and 7 nm), the channel length, L is kept constant at 40 nm, while as the channel width, W is kept fixed at 5 nm. Figure 3(a) illustrates the relation between the ION/IOFF ratio with the channel oxide thickness which is consistent with previous channel width scenario. The maximum ION/IOFF ratio (more than 10 6 ) with VDD = 5 V was obtained at minimum TOX = 1.5 nm and then decreased to 10 3 at TOX = 7 nm. From the results shown in Figure 3(b) , it is obvious that for a channel oxide thickness, TOX = 7 nm the InAs-FinFET has shown better SS characteristics with the best SS value of 140 mV/dec compared to other TOX values. Conversely, the farthest value from ideal SS occurred at TOX = 5 nm where SS is 216 mV/dec. On the other hands, in Figure 3 (c) displays channel oxide thickness versus both VT and DIBL characteristics of InAs-FinFET. Both characteristics behave inconsistent manner with decreasing channel thickness, they decrease as TOX decreased. The best VT = 15.8 V at the highest TOX value, whereas the best value of DIBL is 165 mV/V at oxide thickness of channel = 1.5 nm. 
Impact of varying channel oxide thickness

Impact of varying scaling factor of channel dimensions
The scaling down of all channel dimensions at once can be achieved by applying scaling factor, K. All channel dimensions, length, width, and thickness will be scaling-down together by a factor (K). In order to study the electrical characteristics based on the scaling factor, the reference value of K is defined as "1" with its channel dimensions. All corresponding dimensions to the defend scaling factors are shown in Table 2 . 2907 Figure 4 (a) shows the relation between the ION/IOFF ratio with the scaling factor K from 0.125 to 1.00 The maximum value of ION /IOFF ratio is higher than 10 4 which was attained at scaling factor K = 0.125 for both VDD = 5 V and for VDD = 5 V. The worst ION/IOFF ratios, less than 10 2 occurred at the reference value of K = 1.00 for both VDD values. Figure 4(b) shows the worst SS value (194 mV/dec) that obtained at K = 1.00 in contrast, the nearest value to the ideal SS (94 mV/dec) is obtained at K = 0.125. It can be noticed that, with increasing K, the SS value is increased significantly. The impact of changing Scaling Factor (K) on VT and DIBL is illustrated in Figure 4(c) . Where the highest value of VT = 1.28 V is obtained at K = 1.00 compared to the lowest value, VT = 0.7 V at K = 0.125 conversely, the DIBL value ranges from 376 mV/V at K = 0.125 to 934 mV/V at K = 1.00 and the best value is attained at K = 0.125 which is 195 mV/V. The summury of main finding for best L, W, TOX and K were illustrated in Table 3, according to this table, in the first scenario, the best L was at 25nm, the best W in the second scenario was at 5nm, and the best TOX in the third scenario was at range of 1.5 t0 2.5 nm, these dimentions represent the optimal channel dimensions for InAs-FinFET based on varying dimentions indevedually. In the last scenario, the propsed scalling factor achieved smaller limits with acceptable performance. 
